Basic element added: anchor and port
This commit is contained in:
@@ -0,0 +1,75 @@
|
||||
# =============================================
|
||||
# mxPIC Cell/Project Definition File
|
||||
# =============================================
|
||||
schema_version: "2.0.0"
|
||||
kind: cell
|
||||
project: mxpic_project_1
|
||||
name: mxpic_project_1
|
||||
type: project
|
||||
version: "1.0.0"
|
||||
|
||||
# 1. External Ports (How this cell connects to the outside world)
|
||||
ports:
|
||||
- name: port_3
|
||||
layer: WG_CORE
|
||||
x: 359.0
|
||||
y: 447.0
|
||||
angle: 0.0
|
||||
width: 0.5
|
||||
- name: component_4
|
||||
layer: WG_CORE
|
||||
x: 366.0
|
||||
y: 615.0
|
||||
angle: 0.0
|
||||
width: 0.5
|
||||
|
||||
# 2. Instances (The sub-components dropped onto this canvas)
|
||||
instances:
|
||||
component_2:
|
||||
component: EMO1_2ML_CU_Al_RDL/composite/Mach_Zender_modulators/MZM_1600G_L3000_GSSG_TRAIL_TypeA2_QY_v1_20260303
|
||||
x: 799.0
|
||||
y: 420.0
|
||||
rotation: 0.0
|
||||
mirror: false
|
||||
settings:
|
||||
length:
|
||||
|
||||
elements:
|
||||
anchor_1:
|
||||
type: anchor
|
||||
x: 479.0
|
||||
y: 503.0
|
||||
angle: 0.0
|
||||
layer: WG_CORE
|
||||
width: 0.5
|
||||
description: ""
|
||||
port_3:
|
||||
type: port
|
||||
x: 359.0
|
||||
y: 447.0
|
||||
angle: 0.0
|
||||
layer: WG_CORE
|
||||
width: 0.5
|
||||
description: ""
|
||||
component_4:
|
||||
type: port
|
||||
x: 366.0
|
||||
y: 615.0
|
||||
angle: 0.0
|
||||
layer: WG_CORE
|
||||
width: 0.5
|
||||
description: ""
|
||||
|
||||
# 3. Bundles (Grouped links for multi-bus/parallel routing)
|
||||
bundles:
|
||||
output_bus:
|
||||
routing_type: euler_bend
|
||||
links:
|
||||
- from: anchor_1:right
|
||||
to: component_2:s1b
|
||||
- from: anchor_1:left
|
||||
to: port_3:port_3
|
||||
- from: component_2:s1b
|
||||
to: component_2:s1b
|
||||
- from: component_2:g2b
|
||||
to: component_4:component_4
|
||||
Reference in New Issue
Block a user