xsxx03-art
136 lines
2.4 KiB
YAML
136 lines
2.4 KiB
YAML
# =============================================
|
|
# mxPIC Cell/Project Definition File
|
|
# =============================================
|
|
schema_version: "2.0.0"
|
|
kind: cell
|
|
coordinate_system: gds_y_up
|
|
canvas_size:
|
|
width: 5000
|
|
height: 5000
|
|
project: mxpic_project_1
|
|
name: canvas_2
|
|
type: composite
|
|
version: "1.0.0"
|
|
|
|
# 1. External Ports (How this cell connects to the outside world)
|
|
pins:
|
|
- name: port_io1
|
|
layer: WG_CORE
|
|
element: port
|
|
pin: io1
|
|
x: 50.0
|
|
y: -150.0
|
|
angle: 0.0
|
|
width: 0.5
|
|
- name: port_2_io1
|
|
layer: WG_CORE
|
|
element: port_2
|
|
pin: io1
|
|
x: 1442.1
|
|
y: -1470.0
|
|
angle: 180.0
|
|
width: 10
|
|
- name: port_3_io1
|
|
layer: WG_CORE
|
|
element: port_3
|
|
pin: io1
|
|
x: 2024.3
|
|
y: -1609.0
|
|
angle: 180.0
|
|
width: 0.5
|
|
|
|
# 2. Instances (The sub-components dropped onto this canvas)
|
|
instances:
|
|
waveguide_3:
|
|
component: waveguide
|
|
x: 1581.0
|
|
y: -1633.5
|
|
rotation: 0.0
|
|
flip: 0
|
|
flop: 0
|
|
mirror: false
|
|
settings:
|
|
length: 100
|
|
width: 15
|
|
xsection: "strip"
|
|
|
|
elements:
|
|
port:
|
|
type: port
|
|
x: 50.0
|
|
y: -150.0
|
|
angle: 0.0
|
|
pin_number: 1
|
|
pitch: 10
|
|
layer: WG_CORE
|
|
width: 0.5
|
|
description: ""
|
|
pins:
|
|
- name: port_io1
|
|
role: io1
|
|
port:
|
|
type: port
|
|
x: 50.0
|
|
y: -150.0
|
|
angle: 180.0
|
|
pin_number: 1
|
|
pitch: 10
|
|
layer: WG_CORE
|
|
width: 0.5
|
|
description: ""
|
|
pins:
|
|
- name: port_io1
|
|
role: io1
|
|
port_2:
|
|
type: port
|
|
x: 1442.1
|
|
y: -1470.0
|
|
angle: 0.0
|
|
pin_number: 1
|
|
pitch: 10
|
|
layer: WG_CORE
|
|
width: 10
|
|
description: ""
|
|
pins:
|
|
- name: port_2_io1
|
|
role: io1
|
|
port_3:
|
|
type: port
|
|
x: 2024.3
|
|
y: -1609.0
|
|
angle: 0.0
|
|
pin_number: 1
|
|
pitch: 10
|
|
layer: WG_CORE
|
|
width: 0.5
|
|
description: ""
|
|
pins:
|
|
- name: port_3_io1
|
|
role: io1
|
|
|
|
# 3. Bundles (Grouped links for multi-bus/parallel routing)
|
|
bundles:
|
|
output_bus:
|
|
routing_type: euler_bend
|
|
links:
|
|
- from: waveguide_3:a1
|
|
to: port_2:port_2_io1
|
|
xsection: strip
|
|
family: optical
|
|
width: 15
|
|
radius: 10
|
|
routing_type: euler_bend
|
|
- from: waveguide_3:b1
|
|
to: port_2:port_2_io1
|
|
xsection: strip
|
|
family: optical
|
|
width: 15
|
|
radius: 10
|
|
routing_type: euler_bend
|
|
- from: port_3:port_3_io1
|
|
to: port_2:port_2_io1
|
|
xsection: strip
|
|
family: optical
|
|
width: 0.5
|
|
radius: 10
|
|
routing_type: euler_bend |