first commit to the repository with Sphinx build inside for HTML construction
This commit is contained in:
@@ -0,0 +1,25 @@
|
||||
# Edge Coupler Reference
|
||||
|
||||
This section covers the dual-layer edge coupler designs used for fiber-to-chip interfacing.
|
||||
|
||||
## Dual Layer PX3
|
||||
The `EC_dual_layer_px3` is our standard spot-size converter.
|
||||
```{eval-rst}
|
||||
.. autoclass:: mxpic_forge.primitives.edge_couplers.EC_dual_layer_px3.EC_dual_layer_px3
|
||||
:members:
|
||||
:undoc-members:
|
||||
:show-inheritance:
|
||||
|
||||
```
|
||||
```{figure} ../../_static/images/ec_px3_layout.png
|
||||
:width: 600px
|
||||
:align: center
|
||||
:alt: GDS layout of the dual-layer edge coupler
|
||||
|
||||
Figure 1: GDS layout of the EC_dual_layer_px3 showing the SiN-to-SOI taper transition.
|
||||
```
|
||||
|
||||
## Design Notes
|
||||
- Tapers: Ensure Ltp1, Ltp2, and Ltp3 provide enough length for adiabatic mode expansion.
|
||||
|
||||
- Alignment: The angle_tile parameter (default 8°) is critical for reducing back-reflections.
|
||||
Reference in New Issue
Block a user